UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/532,249	04/22/2005	Kenji Maruyama	050256	1069
	7590 06/05/200 TOS & HANSON, LL	EXAMINER		
1420 K Street, N.W.			FULK, STEVEN J	
Suite 400 WASHINGTO	N, DC 20005		ART UNIT	PAPER NUMBER
			2891	
			MAIL DATE	DELIVERY MODE
			06/05/2008	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	Application No.	Applicant(s)	
	10/532,249	MARUYAMA ET AL.	
Office Action Summary	Examiner	Art Unit	
	Steven J. Fulk	2891	
The MAILING DATE of this communication ap Period for Reply	opears on the cover sheet with the	e correspondence address	
A SHORTENED STATUTORY PERIOD FOR REPI WHICHEVER IS LONGER, FROM THE MAILING I - Extensions of time may be available under the provisions of 37 CFR 1 after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period - Failure to reply within the set or extended period for reply will, by statu Any reply received by the Office later than three months after the maili earned patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUNICATION .136(a). In no event, however, may a reply be divil apply and will expire SIX (6) MONTHS from the cause the application to become ABANDO	ON. timely filed om the mailing date of this communication. NED (35 U.S.C. § 133).	
Status			
Responsive to communication(s) filed on <u>04 A</u> This action is FINAL . 2b) ☐ Th Since this application is in condition for allowed closed in accordance with the practice under	is action is non-final. ance except for formal matters, p		
Disposition of Claims			
4) Claim(s) 1-23 is/are pending in the applicatio 4a) Of the above claim(s) is/are withdra 5) Claim(s) is/are allowed. 6) Claim(s) 1,2 and 4-23 is/are rejected. 7) Claim(s) 3 is/are objected to. 8) Claim(s) are subject to restriction and/ Application Papers 9) The specification is objected to by the Examin 10) The drawing(s) filed on 22 April 2005 is/are: a	awn from consideration. for election requirement.	o by the Examiner.	
Applicant may not request that any objection to the Replacement drawing sheet(s) including the corre	ction is required if the drawing(s) is	objected to. See 37 CFR 1.121(d).	
Priority under 35 U.S.C. § 119			
12) Acknowledgment is made of a claim for foreig a) All b) Some * c) None of: 1. Certified copies of the priority documer 2. Certified copies of the priority documer 3. Copies of the certified copies of the pri application from the International Burea * See the attached detailed Office action for a list	nts have been received. nts have been received in Applica ority documents have been recei au (PCT Rule 17.2(a)).	ation No ived in this National Stage	
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date	4) Interview Summa Paper No(s)/Mail 5) Notice of Informa 6) Other:		

Application/Control Number: 10/532,249 Page 2

Art Unit: 2891

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on April 4, 2008 has been entered.

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 1, 4, 5 and 9-12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Takeshi et al. (Abstract JP8186235) in view of Mirkarimi et al. '094.
 - a. Regarding claims 1, 4, 5 and 9, Takeshi et al. discloses a method of producing a semiconductor device incorporating a capacitor structure that includes a ferroelectric thin film, comprising: forming, on a single crystalline substrate (figure A, memory capacitor part 10) having a surface suited for growing thereon a thin film layer of ferroelectric single crystal having a plane (111), an electrically conducting thin film that will form one electrode of the capacitor on the single crystalline substrate; forming a ferroelectric single

crystalline thin film containing Pb or a ferroelectric polycrystalline thin film containing Pb (PbZrTiO₃ layer 6, which would inherently be either single crystalline or polycrystalline); wherein the single crystalline substrate has a plane (111) on which the ferroelectric thin film is to be formed, or a single crystalline substrate having an offset angle from the plane (111) is used (the substrate would inherently have either a (111) plane or another plane that is offset from the (111) plane); and part of a circuit of a semiconductor device (metal bumps 1), to thereby fabricate a single crystalline substrate having the ferroelectric thin film containing Pb and the part of the circuit of the semiconductor device; and bonding the single crystalline substrate to another substrate (transistor part 20) on which another circuit of the semiconductor device has been formed in advance, to couple the two circuits together to thereby obtain a semiconductor device incorporating a capacitor structure that includes a ferroelectric thin film (figure B).

Page 3

Takeshi et al. does not explicitly disclose the ferroelectric thin film to be formed epitaxially with a plane (111) in parallel with the surface of the substrate. Mirkarimi et al. teaches a ferroelectric memory device wherein the ferroelectric thin film is formed epitaxially with a (111) orientation parallel with the surface (col. 4, lines 17-19, (111) PZT grown on (111) Pt, thus considered epitaxial due to taking the form of the substrate underneath). It would have been obvious to one of ordinary skill in the art at the time the invention was made to use the (111) oriented thin film of Mirkarimi et al. as the thin film of Takeshi et al. One would

Application/Control Number: 10/532,249

Art Unit: 2891

have been motivated to do this because Mirkarimi et al. taught that the (111) orientation of PZT minimized the electromechanical coefficient of the material, thus minimizing physical distortion of the layer and preventing damage to the memory device (Mirkarimi et al., col. 1, lines 14-35 and col. 2, lines 20-28).

Page 4

b. Regarding claim 10, Takeshi et al. discloses all of the elements of the claims as set forth in paragraph 3a above, but the reference does not explicitly disclose the electrically conducting thin film to be formed of Pt, Ir, Ti, Ru or an oxide thereof. Mirkarimi et al. teaches the use of Pt or Ir as the electrically conducting thin film.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to use the Pt or Ir electrode material of Mirkarimi et al. in the method of Takeshi et al. One would have been motivated to do this because Mirkarimi et al. taught that Pt and Ir were conventionally electrode materials used with ferroelectric capacitors due to their lattice constants being similar to the ferroelectric materials (Mirkarimi et al., col. 3, line 64 – col. 4, line 1), thus reducing strain between the layers and improving the performance of the device.

c. Regarding claims 11 and 12, Takeshi et al. discloses all of the elements of the claims as set forth in paragraph 3a above, but the reference does not explicitly disclose the substrate to comprise single crystalline silicon having a plane {111}, {100} or offset from {111} or {100}. Mirkarimi et al. teaches the use of a silicon substrate, which would inherently have a plane {111}, {100} or offset from {111} or {100}.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to use the substrate of Mirkarimi et al. in the method of Takeshi et al. because single crystalline silicon was a well known, conventional substrate used in semiconductor manufacturing due to its process compatibility and low cost.

3. Claim 2 is rejected under 35 U.S.C. 103(a) as being unpatentable over Takeshi et al. (Abstract JP8186235) in view of Mirkarimi et al. '094, and further in view of Adkisson et al. '202.

Takeshi et al. in view of Mirkarimi et al. teach all the elements of the claim as set forth above, and Takeshi et al. also discloses patterning the thin film layer to thereby form isolated ferroelectric thin films of a predetermined shape on the single crystalline substrate, forming one electrode of a capacitor of a predetermined shape positioned on the ferroelectric thin film, but the references do not explicitly disclose removing the single crystalline substrate to expose the ferroelectric thin film, and forming another electrode of the capacitor on the ferroelectric thin film that is exposed.

Adkisson et al. teaches a method of forming a ferroelectric capacitor device wherein a ferroelectric thin film (fig. 1b, 30) is formed on a single crystalline substrate (24), the single crystalline substrate is bonded to another substrate having a circuit formed in advance (fig. 1a, 10; fig. 1c), and the single crystalline substrate is removed (fig. 1d). It would have been obvious to one of ordinary skill in the art at the time the invention was made to remove the single crystalline substrate in the method of Takeshi et al. in view of Mirkarimi et al. as taught by Adkisson et al. One would have been

motivated to do this because removing the single crystalline substrate allowed the top of the ferroelectric device to be contacted by an electrode and connected to peripheral circuitry, thus allowing the device to perform its intended function.

4. Claim 6 is rejected under 35 U.S.C. 103(a) as being unpatentable over Takeshi et al. (Abstract JP8186235) in view of Mirkarimi et al. '094, and further in view of Kim et al. '371.

Takeshi et al. in view of Mirkarimi et al. teach all the elements of the claim as set forth above, but the references do not explicitly disclose the substrate to be MgO or SrTiO₃. Kim et al. discloses a ferroelectric capacitor device wherein the substrate is MgO (fig. 1a, 11). It would have been obvious to one of ordinary skill in the art at the time the invention was made to use the MgO substrate of Kim et al. in the method as taught by Takeshi et al. in view of Mirkarimi et al. One would have been motivated to do this because MgO was a conventional substrate used with PZT material due to its similar lattice constant.

5. Claim 7 is rejected under 35 U.S.C. 103(a) as being unpatentable over Takeshi et al. (Abstract JP8186235) in view of Mirkarimi et al. '094, and further in view of Greenwald et al. '026.

Takeshi et al. in view of Mirkarimi et al. teaches all the elements of the claim as set forth above, but the references do not explicitly disclose the substrate to be an a-Al₂O₃ single crystalline substrate having a plane (0001) on which the ferroelectric thin film is to be formed, or an a-Al₂O₃ single crystalline substrate having an offset angle from the plane (0001). Greenwald et al. discloses a ferroelectric capacitor device

wherein the substrate is a-Al₂O₃ (fig. 1, 10), which would inherently have a plane (0001) or a plane offset from (0001). It would have been obvious to one of ordinary skill in the art at the time the invention was made to use the a-Al₂O₃ substrate of Greenwald et al. in the method as taught by Takeshi et al. in view of Mirkarimi et al. One would have been motivated to do this because a-Al₂O₃ was a conventional substrate used with PZT material due to its similar lattice constant.

Page 7

6. Claim 8 is rejected under 35 U.S.C. 103(a) as being unpatentable over Takeshi et al. (Abstract JP8186235) in view of Mirkarimi et al. '094, and further in view of Yamawaki et al. '774.

Takeshi et al. in view of Mirkarimi et al. teaches all the elements of the claim as set forth above, but the references do not explicitly disclose the substrate to be MgAl₂O₄. Yamawaki et al. discloses a ferroelectric capacitor device wherein the substrate is MgAl₂O₄ (fig. 4, 1). It would have been obvious to one of ordinary skill in the art at the time the invention was made to use the MgAl₂O₄ substrate of Yamawaki et al. in the method as taught by Takeshi et al. in view of Mirkarimi et al. One would have been motivated to do this because MgAl₂O₄ was a conventional substrate used with PZT material due to its similar lattice constant.

7. Claims 13-18 and 20-22 are rejected under 35 U.S.C. 103(a) as being unpatentable over Takeshi et al. (Abstract JP8186235) in view of Mirkarimi et al. '094, and further in view of Li '254.

Takeshi et al. in view of Mirkarimi et al. teaches all the elements of the claim as set forth above, including an electrically conducting film that is a stack of Pt or Ir before

forming the ferroelectric thin film, but the references do not explicitly disclose the epitaxially forming the ferroelectric thin film through a buffer layer of MgO. Li teaches a method of epitaxially forming a ferroelectric thin film through a buffer layer of MgO. It would have been obvious to one of ordinary skill in the art at the time the invention was made to use the MgO buffer layer of Li in the method as taught by Takeshi et al. in view of Mirkarimi et al. One would have been motivated to do this because Li taught that a buffer layer provided excellent crystalline properties, such as high orientational properties, and excellent surface flatness of the ferroelectric thin film due to the surface flatness of the underlying layers (Li, ¶[0024]), thus improving the performance of the device.

8. Claims 19 and 23 are rejected under 35 U.S.C. 103(a) as being unpatentable over Takeshi et al. (Abstract JP8186235) in view of Mirkarimi et al. '094, further in view of Li '254, and further in view of Lee et al. '705.

Takeshi et al. in view of Mirkarimi et al., and further in view of Li teaches all the elements of the claim as set forth above, including an electrically conducting thin film, but the references do not explicitly disclose the electrically conducting thin film to be formed of SrRuO₃, YBCO or LSCO. Lee et al. teaches a method of forming a ferroelectric thin film capacitor wherein the electrically conducting thin film is formed of SrRuO₃ or LSCO (col. 4, lines 36-40). It would have been obvious to one of ordinary skill in the art at the time the invention was made to use the SrRuO₃ or LSCO conducting film of Lee et al. in the method as taught by Takeshi et al. in view of Mirkarimi et al., and further in view of Li. One would have been motivated to do this

Art Unit: 2891

because Lee taught that SrRuO₃ or LSCO were art recognized functional equivalents of Pt and Ir (Lee et al., col. 4, lines 36-40) (MPEP § 2144.06).

Response to Arguments

9. Applicant's arguments with respect to claims 1, 2 and 4-23 have been fully considered but they are not persuasive. Applicant argues that Mirkarimi does not teach epitaxially forming the ferroelectric layer. This argument is not persuasive because Mirkarimi teaches the ferroelectric layer to take the orientation of the Pt layer on which it is formed (col. 4, lines 17-19), which is the common meaning of "epitaxial".

Applicant also argues that Mirkarimi does not teach the ferroelectric film to be biaxially oriented. In response to applicant's argument that the references fail to show certain features of applicant's invention, it is noted that the features upon which applicant relies (i.e., biaxial orientation) are not recited in the rejected claim(s). Although the claims are interpreted in light of the specification, limitations from the specification are not read into the claims. See *In re Van Geuns*, 988 F.2d 1181, 26 USPQ2d 1057 (Fed. Cir. 1993).

Allowable Subject Matter

10. Claim 3 is objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Application/Control Number: 10/532,249 Page 10

Art Unit: 2891

11. The following is a statement of reasons for the indication of allowable subject matter: a search of the prior art failed to disclose or reasonably suggest a method of producing a ferroelectric thin film capacitor comprising forming an electrically conducting thin film layer on a single crystalline substrate having through holes, forming, on said electrically conducting thin film layer, ferroelectric thin film containing Pb and having a plane (111) in parallel with the surface of the substrate, patterning said electrically conducting thin film layer and said ferroelectric thin film layer to thereby form isolated ferroelectric thin films of a predetermined shape and one electrode of a capacitor of a predetermined shape, forming another electrode of the capacitor on said ferroelectric thin film, and forming part of a circuit of a semiconductor device so as to pass through the holes in said single crystalline substrate, to thereby fabricate a single crystalline substrate comprising a capacitor structure constituted by said ferroelectric thin film containing Pb and a pair of electrodes holding the ferroelectric thin film there between, as recited by claim 3.

Takeshi et al. (JP8186235), Mirkarimi et al. '094, Adkisson et al. '202, Kim et al. '371, Greenwald et al. '026, Yamawaki et al. '774, Li '254 and Lee et al. '705 disclose a method of forming a ferroelectric thin film capacitor, but the references do not teach the limitations of claim 3 as discussed above.

Conclusion

12. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Steven J. Fulk whose telephone number is (571)272-8323. The examiner can normally be reached on Monday through Friday, 8:00am-5:00pm.

Application/Control Number: 10/532,249 Page 11

Art Unit: 2891

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Bill Baumeister can be reached on (571) 272-1722. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

13. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Steven J. Fulk Patent Examiner Art Unit 2891

May 11, 2008

/BRADLEY W BAUMEISTER/ Supervisory Patent Examiner, Art Unit 2891